A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.64, Iss.3, 2010-09, pp. : 215-222

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS

By Wenwei He Qiao Meng Yi Zhang Kai Tang

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 85004-85008

IOP Publishing

Access to resources Recommend Favorite

Digital post-calibration of a 5-bit 1.25 GS/s flash ADC

By Yang Yang Xianli Zhao Shun'an Zhong Guofeng Li

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25011-25015

IOP Publishing

Access to resources Recommend Favorite

A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

By Shu Guanghua

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 95-102

Springer Publishing Company

Access to resources Recommend Favorite

A 10-bit 100 MSamples/s BiCMOS D/A Converter

By Jørgensen I.H.H.

Analog Integrated Circuits and Signal Processing, Vol. 12, Iss. 1, 1997-01 ,pp. : 15-28

Springer Publishing Company

Access to resources Recommend Favorite

A 3.3 V 72.2 Mbit/s 802.11n WLAN transformer-based power amplifier in 65 nm CMOS

By Fritzin Jonas

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 241-247

Springer Publishing Company

Access to resources Recommend Favorite