Related content

Design of novel DDSCR with embedded PNP structure for ESD protection

By Xiuwen Bi   Hailian Liang   Xiaofeng Gu   Long Huang  

Journal of Semiconductors, Vol. 36, Iss. 12, 2015-12 ,pp. : 124007-124010

IOP Publishing

Access to resources Recommend Favorite

Investigation of the trigger voltage walk-in effect in LDMOS for high-voltage ESD protection

By Hailian Liang   Shurong Dong   Xiaofeng Gu   Lei Zhong   Jian Wu   Zongguang Yu  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 94005-94008

IOP Publishing

Access to resources Recommend Favorite

Impact of parasitic resistance on the ESD robustness of high-voltage devices

By Lijuan Lin   Lingli Jiang   Hang Fan   Bo Zhang  

Journal of Semiconductors, Vol. 33, Iss. 1, 2012-01 ,pp. : 14005-14009

IOP Publishing

Access to resources Recommend Favorite

A novel DTSCR with a variation lateral base doping structure to improve turn-on speed for ESD protection

By Jizhi Liu   Zhiwei Liu   Ze Jia   J Liou Juin.  

Journal of Semiconductors, Vol. 35, Iss. 6, 2014-06 ,pp. : 64010-64018

IOP Publishing

Access to resources Recommend Favorite

Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications

By Ker M-D.  

Analog Integrated Circuits and Signal Processing, Vol. 32, Iss. 3, 2002-09 ,pp. : 257-278

Springer Publishing Company

Access to resources Recommend Favorite