Author： Yongzhen Chen Chixiao Chen Zemin Feng Fan Ye Junyan Ren
Publisher： IOP Publishing
ISSN： 1674-4926
Source： Journal of Semiconductors, Vol.36, Iss.6, 2015-06, pp. : 65008-65013
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A 14-bit 100-MS/s 85.2-dB SFDR pipelined ADC without calibration
By Nan Zhao Hua Luo Qi Wei Huazhong Yang
Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. :
Access to resources
Recommend
A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR
By Nan Zhao Qi Wei Huazhong Yang Hui Wang
Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. :
A 14-bit 50 MS/s sample-and-hold circuit for pipelined ADC
By Sen Yue Yiqiang Zhao Ruilong Pang Yun Sheng
Journal of Semiconductors, Vol. 35, Iss. 5, 2014-05 ,pp. :
An 11-bit 22-MS/s 0.6 mW SAR ADC with parasitic capacitance compensation
Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. :
A low power 11-bit 100 MS/s SAR ADC IP
Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. :