Experimental characterization of peripheral photocurrent in CMOS photodiodes down to 65 nm technology

By Blanco-Filgueira B.   López P.   Roldán J.B.  

Semiconductor Science and Technology, Vol. 28, Iss. 4, 2013-04 ,pp. : 45011-45017

IOP Publishing

Access to resources Recommend Favorite

A 60 GHz receiver front-end in 65 nm CMOS

By Tao Sha  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 61-71

Springer Publishing Company

Access to resources Recommend Favorite

A 3 Gb/s multichannel transceiver in 65 nm CMOS technology

By  

Journal of Semiconductors, Vol. 36, Iss. 1, 2015-01 ,pp. : 15003-15010

IOP Publishing

Access to resources Recommend Favorite

A low-power time-domain VCO-based ADC in 65 nm CMOS

By Chenluan Wang   Shengxi Diao   Fujiang Lin  

Journal of Semiconductors, Vol. 35, Iss. 10, 2014-10 ,pp. : 105009-105014

IOP Publishing

Access to resources Recommend Favorite

Design challenges of a 65 nm CMOS stacked folded differential PA structure for mobile communications

By Luque Yohann   Deltimple Nathalie   Kerhervé Eric   Belot Didier  

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 2, 2011-08 ,pp. : 155-162

Springer Publishing Company

Access to resources Recommend Favorite