Hierarchical robust test generation for CMOS circuit stuck-open faults

Author： Tsiatouhas Y. Haniotakis Th. Nikolos D. Paschalis A. Halatsis C.

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.82, Iss.1, 1997-01, pp. : 45-60

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Universal and robust testing of stuck-open faults in Reed-Muller canonical CMOS circuits

By Das Debesh K. Chakraborty Susanta Bhattacharya Bhargab B.

International Journal of Electronics, Vol. 90, Iss. 1, 2003-01 ,pp. : 1-11

Taylor & Francis Ltd

Access to resources Recommend Favorite

Automatic Test Pattern Generation for Resistive Bridging Faults

By Engelke Piet

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 61-69

Springer Publishing Company

Access to resources Recommend Favorite

Magnetic In-circuit Testing of Multiple Power and Ground Pins for Open Faults

By Çilingiroğlu Uğur

Journal of Electronic Testing, Vol. 23, Iss. 1, 2007-02 ,pp. : 25-34

Springer Publishing Company

Access to resources Recommend Favorite

Test Generation for Crosstalk-Induced Faults: Framework and Computational Results

By Chen W-Y.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 17-28

Springer Publishing Company

Access to resources Recommend Favorite

Adiabatic-CMOS/CMOS-adiabatic logic interface circuit

By Lau K. T. Wang W. Y. Ng K. W.

International Journal of Electronics, Vol. 87, Iss. 1, 2000-01 ,pp. : 27-32

Taylor & Francis Ltd

Access to resources Recommend Favorite