The architecture of a highly reconfigurable RISC dataflow array processor

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.83, Iss.4, 1997-10, pp. : 493-518

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A RISC architecture extended by an efficient tightly coupled reconfigurable unit

By Vassiliadis N. Kavvadias N. Theodoridis G. Nikolaidis S.

International Journal of Electronics, Vol. 93, Iss. 6, 2006-06 ,pp. : 421-438

Taylor & Francis Ltd

Access to resources Recommend Favorite

4-2 compressor of fast booth multiplier for high-speed RISC processor

By Yuan S. C.

International Journal of Electronics, Vol. 94, Iss. 9, 2007-09 ,pp. : 869-875

Taylor & Francis Ltd

Access to resources Recommend Favorite

Exploring opportunities to improve the performance of a reconfigurable instruction set processor

International Journal of Electronics, Vol. 94, Iss. 5, 2007-05 ,pp. : 481-500

Taylor & Francis Ltd

Access to resources Recommend Favorite

Highly accurate reduced iteration CORDIC processor algorithm

By Aytore Emrah

International Journal of Electronics, Vol. 97, Iss. 2, 2010-02 ,pp. : 163-176

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Security Architecture for Reconfigurable Networked Embedded Systems

By Dini Gianluca Savino Ida

International Journal of Wireless Information Networks, Vol. 17, Iss. 1-2, 2010-06 ,pp. : 11-25

Springer Publishing Company

Access to resources Recommend Favorite