A threshold logic gate based on clocked coupled inverters

Author： Ramos J. Fernandez   Lopez J. A. Hidalgo   Martin M. J.   Tejero J. C.   Gago A.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.84, Iss.4, 1998-04, pp. : 371-382

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Balanced Capacitive Threshold-Logic Gate

By López-García Javier  

Analog Integrated Circuits and Signal Processing, Vol. 40, Iss. 1, 2004-07 ,pp. : 61-69

Springer Publishing Company

Access to resources Recommend Favorite

Improved reconfigurability and noise margins in threshold logic gates via back-gate biasing in DG-MOSFETs

By Kaya Savas   Ting Darwin   Hamed Hesham  

Analog Integrated Circuits and Signal Processing, Vol. 68, Iss. 1, 2011-07 ,pp. : 101-109

Springer Publishing Company

Access to resources Recommend Favorite

Influence and model of gate oxide breakdown on CMOS inverters

By Rodriguez R.   Stathis J.H.   Linder B.P.   Joshi R.V.   Chuang C.T.  

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1439-1444

Elsevier

Access to resources Recommend Favorite

A polyphase filter based on CMOS inverters

By Tillman Fredrik  

Analog Integrated Circuits and Signal Processing, Vol. 50, Iss. 1, 2007-01 ,pp. : 7-12

Springer Publishing Company

Access to resources Recommend Favorite

Process/physics-based threshold voltage model for nano-scaled double-gate devices

By Kim Keunwoo  

International Journal of Electronics, Vol. 91, Iss. 3, 2004-03 ,pp. : 139-148

Taylor & Francis Ltd

Access to resources Recommend Favorite