Modelling for the current-voltage characteristics of SOI submicrometre gate controlled hybrid transistors

By Huang Ru   Han Ru Qi   Wang Yang Yuan   Ko Ping K.  

International Journal of Electronics, Vol. 88, Iss. 3, 2001-03 ,pp. : 287-300

Taylor & Francis Ltd

Access to resources Recommend Favorite

Double-gate junctionless transistor model including short-channel effects

By Paz B C   Ávila-Herrera F   Cerdeira A   Pavanello M A  

Semiconductor Science and Technology, Vol. 30, Iss. 5, 2015-05 ,pp. : 55011-55021

IOP Publishing

Access to resources Recommend Favorite

Effect of Ga fraction in InGaAs channel on performances of gate-all-around tunneling field-effect transistor

By  

Semiconductor Science and Technology, Vol. 30, Iss. 1, 2015-01 ,pp. : 15006-15011

IOP Publishing

Access to resources Recommend Favorite

Performance analysis of tapered gate in PD/SOI CMOS technology

By Hwang W.   Chuang C. T.   Curran B. W.   Rosenfield M. G.  

International Journal of Electronics, Vol. 89, Iss. 4, 2002-04 ,pp. : 267-275

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analog performance of double gate junctionless tunnel field effect transistor

By Akram M. W.   Ghosh Bahniman  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 74001-74005

IOP Publishing

Access to resources Recommend Favorite