Performance analysis of tapered gate in PD/SOI CMOS technology

Author： Hwang W. Chuang C. T. Curran B. W. Rosenfield M. G.

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.89, Iss.4, 2002-04, pp. : 267-275

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A physical model for gate-to-body tunneling current and its effects on floating-body PD/SOI CMOS devices and circuits

By Yang J.-W. Fossum J.G. Workman G.O. Huang C.-L.

Solid-State Electronics, Vol. 48, Iss. 2, 2004-02 ,pp. : 259-270

Elsevier

Access to resources Recommend Favorite

Analog performance of double gate SOI transistors

By Alam M. S.

International Journal of Electronics, Vol. 93, Iss. 1, 2006-01 ,pp. : 1-18

Taylor & Francis Ltd

Access to resources Recommend Favorite

Circuit analysis of BiCMOS gate delay

By Pham H. D. Yuan J. S.

International Journal of Electronics, Vol. 83, Iss. 1, 1997-07 ,pp. : 1-12

Taylor & Francis Ltd

Access to resources Recommend Favorite

Metastability of SOI CMOS latches

By Tretz C. Chuang C. T. Terman L. Anderson C. Pelella Mario Zukowski C.

International Journal of Electronics, Vol. 86, Iss. 7, 1999-07 ,pp. : 807-813

Taylor & Francis Ltd

Access to resources Recommend Favorite

Gate oxide breakdown characterization on 0.13 m CMOS technology

By Faure D. Bru D. Ali C. Giret C. Christensen K.

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1519-1523

Elsevier

Access to resources Recommend Favorite