Ternary static latch circuit

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.88, Iss.1, 2001-01, pp. : 53-58

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Quaternary static latch circuit

By Current K. W.

International Journal of Electronics, Vol. 88, Iss. 4, 2001-04 ,pp. : 449-452

Taylor & Francis Ltd

Access to resources Recommend Favorite

Scan Latch Design for Test Applications

By Sheth Amit M.

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 213-216

Springer Publishing Company

Access to resources Recommend Favorite

On the necessary and sufficient conditions for latch-up in sinusoidal oscillators

By Elwakil A. S. Ahmad W. M.

International Journal of Electronics, Vol. 89, Iss. 3, 2002-03 ,pp. : 197-206

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analysis of the metastable behaviour of a BiCMOS SR latch

By Bahbouh Hussein T. Khalil Ahmed H. Salama Aly E.

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 425-435

Taylor & Francis Ltd

Access to resources Recommend Favorite

Analysis of Metastable Operation in a CMOS Dynamic D-Latch

By Juan-Chico J.

Analog Integrated Circuits and Signal Processing, Vol. 14, Iss. 1-2, 1997-09 ,pp. : 143-157

Springer Publishing Company

Access to resources Recommend Favorite