Author： Mathew J.
Publisher： Taylor & Francis Ltd
ISSN： 1362-3060
Source： International Journal of Electronics, Vol.96, Iss.11, 2009-11, pp. : 1161-1173
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
By Fenn S.
Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. :
Access to resources
Recommend
High performance series-parallel type on-line UPS
By Kwon J.-M. Choi J.-H. Kwon B.-H.
International Journal of Electronics, Vol. 93, Iss. 4, 2006-04 ,pp. :
Synthesis of integer multipliers in sum of pseudoproducts form
By Ciriani V. Luccio F. Pagli L.
Integration, the VLSI Journal, Vol. 36, Iss. 3, 2003-10 ,pp. :