Ant colony optimisation-direct cover: a hybrid ant colony direct cover technique for multi-level synthesis of multiple-valued logic functions

Author： Abd-El-Barr Mostafa

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.97, Iss.12, 2010-12, pp. : 1391-1404

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

基于蚁群算法的PCB组装过程优化 PCB Assembly Optimization Based on Ant Colony Algorithm

By 杜轩曹宏伟关冲

Modeling and Simulation, Vol. 02, Iss. 02, 2013-05 ,pp. : 9-13

汉斯出版社

Access to resources Recommend Favorite

Power optimization of multi-level logic circuits utilizing circuit symmetries

By Chung Ki-Seok Kim Taewhan Liu C. L.

International Journal of Electronics, Vol. 87, Iss. 7, 2000-07 ,pp. : 853-864

Taylor & Francis Ltd

Access to resources Recommend Favorite

High-speed CMOS demultiplexer with redundant multi-valued logic

By Kim J. B.

International Journal of Electronics, Vol. 94, Iss. 10, 2007-10 ,pp. : 915-924

Taylor & Francis Ltd

Access to resources Recommend Favorite

Modulo correlativity and its application in a multiple valued logic system

By Wang L. Chen X. Almaini A. E. A.

International Journal of Electronics, Vol. 85, Iss. 5, 1998-11 ,pp. : 561-570

Taylor & Francis Ltd

Access to resources Recommend Favorite

MONSOON: SAT-Based ATPG for Path Delay Faults Using Multiple-Valued Logics

By Eggersglüß Stephan

Journal of Electronic Testing, Vol. 26, Iss. 3, 2010-06 ,pp. : 307-322

Springer Publishing Company

Access to resources Recommend Favorite