Repeater stage timing analysis for VLSI resistive interconnects

Author: Chandel Rajeevan   Sarkar S.   Agarwal R.P.  

Publisher: Emerald Group Publishing Ltd

ISSN: 1356-5362

Source: Microelectronics International, Vol.23, Iss.3, 2006-09, pp. : 19-25

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract