Author： Shao Zili Zhuge Qingfeng Zhang Youtao Sha Edwin H-M.
Publisher： Inderscience Publishers
ISSN： 1740-0562
Source： International Journal of High Performance Computing and Networking, Vol.1, Iss.1-2, 2005-08, pp. : 4-16
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
Low-power Application-specific Parallel Array Multiplier Design for DSP Applications
By Hong Sangjin
VLSI Design, Vol. 14, Iss. 3, 2002-01 ,pp. :
Power Efficient Hierarchical Scheduling for DSP Transformations
By Merakos P. K. Masselos K. Goutis C. E.
VLSI Design, Vol. 14, Iss. 2, 2002-01 ,pp. :
By Ansari Junaid Riihijarvi Janne Mahonen Petri Haapola Jussi
International Journal of Sensor Networks, Vol. 2, Iss. 5-6, 2007-07 ,pp. :
A high-performance communication service for parallel computing on distributed DSP systems
Parallel Computing, Vol. 29, Iss. 7, 2003-07 ,pp. :