A scalable single-chip multi-processor architecture with on-chip RTOS kernel

By Theelen B.D.   Verschueren A.C.   Reyes Suarez V.V.   Stevens M.P.J.   Nunez A.  

Journal of Systems Architecture, Vol. 49, Iss. 12, 2003-12 ,pp. : 619-639

Elsevier

Access to resources Recommend Favorite

Hardware/software codesign of on-chip communication architecture for application-specific multiprocessor system-on-chip

By Zergainoh Nacer-Eddine   Baghdadi Amer   Jerraya Ahmed  

International Journal of Embedded Systems, Vol. 1, Iss. 1-2, 2006-01 ,pp. : 112-124

Inderscience Publishers

Access to resources Recommend Favorite

Dynamic On-Chip Thermal Optimization for Three-Dimensional Networks-On-Chip

By Al-Dujaily Raed   Mak Terrence   Lam Kai-Pui   Xia Fei   Yakovlev Alex   Poon Chi-Sang  

Computer Journal, Vol. 56, Iss. 6, 2013-06 ,pp. : 756-770

Oxford University Press

Access to resources Recommend Favorite

Dense Gaussian Networks: Suitable Topologies for On-Chip Multiprocessors

By Martínez Carmen   Vallejo Enrique   Beivide Ramón   Izu Cruz   Moretó Miquel  

International Journal of Parallel Programming, Vol. 34, Iss. 3, 2006-06 ,pp. : 193-211

Springer Publishing Company

Access to resources Recommend Favorite

Hardware implementation of new bell-shaped pulse mode neural network with on-chip learning and application to image processing

By Gargouri Amir   Krid Mohamed   Masmoudi Dorra Sellami  

International Journal of High Performance Systems Architecture, Vol. 4, Iss. 3, 2013-07 ,pp. : 132-143

Inderscience Publishers

Access to resources Recommend Favorite