Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)

By Ben Ahmed Akram   Ben Abdallah Abderazek  

The Journal of Supercomputing, Vol. 66, Iss. 3, 2013-12 ,pp. : 1507-1532

Springer Publishing Company

Access to resources Recommend Favorite

An optimised 3D topology for on-chip communications

By Viswanathan N.   Paramasivam K.   Somasundaram K.  

International Journal of Parallel, Emergent and Distributed Systems, Vol. 29, Iss. 4, 2014-07 ,pp. : 346-362

Taylor & Francis Ltd

Access to resources Recommend Favorite

Optimization and selection of cutters for 3D pocket machining

By Bouaziz Z.   Zghal A.  

International Journal of Computer Integrated Manufacturing, Vol. 21, Iss. 1, 2007-02 ,pp. : 73-88

Taylor & Francis Ltd

Access to resources Recommend Favorite

An integrated tool for design, shape modelling and performance analysis of 3D cam

By Pezzuti Eugenio   Ubertini Alessio   Valentini Pier Paolo   Vita Leonardo  

International Journal of Computer Applications in Technology, Vol. 23, Iss. 2-3, 2005-03 ,pp. : 185-191

Inderscience Publishers

Access to resources Recommend Favorite

Exploration of Temperature Constraints for Thermal-Aware Mapping of 3D Networks-on-Chip

By  

International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), Vol. 4, Iss. 3, 2013-07 ,pp. : 42-60

IGI Global_journal

Access to resources Recommend Favorite