Acyclic LBDRe: fault-tolerant routing algorithm for network on chip

By Zinzuwadiya Amit  

International Journal of Embedded Systems, Vol. 5, Iss. 1-2, 2013-02 ,pp. : 19-26

Inderscience Publishers

Access to resources Recommend Favorite

Cluster Based Networks-on-Chip: An Efficient and Fault-Tolerant Architecture using Network Interface Assisted Routing

By  

International Journal of Adaptive, Resilient and Autonomic Systems (IJARAS), Vol. 4, Iss. 3, 2013-07 ,pp. : 25-41

IGI Global_journal

Access to resources Recommend Favorite

Fault-Tolerant Routing Algorithm in Meshes with Solid Faults

By Youn Jong-Hoon   Bose Bella   Park Seungjin  

The Journal of Supercomputing, Vol. 37, Iss. 2, 2006-08 ,pp. : 161-177

Springer Publishing Company

Access to resources Recommend Favorite

High-throughput differentiated service provision router architecture for wireless network-on-chip

By Wang Chifeng  

International Journal of High Performance Systems Architecture, Vol. 4, Iss. 1, 2012-06 ,pp. : 38-56

Inderscience Publishers

Access to resources Recommend Favorite

Load-Balancing Schemes for High-Throughput Distributed Fault-Tolerant Servers

By Friedman R.   Mosse D.  

Journal of Parallel and Distributed Computing, Vol. 59, Iss. 3, 1999-12 ,pp. : 475-488

Academic Press

Access to resources Recommend Favorite