Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture

Author： Abderazek Ben   Masuda Masashi   Canedo Arquimedes   Kuroda Kenichi  

Publisher： Springer Publishing Company

ISSN： 0920-8542

Source： The Journal of Supercomputing, Vol.57, Iss.3, 2011-09, pp. : 314-338

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

High-Level Modeling and FPGA Prototyping of Produced Order Parallel Queue Processor Core

By Abderazek Ben   Yoshinaga Tsutomu   Sowa Masahiro  

The Journal of Supercomputing, Vol. 38, Iss. 1, 2006-10 ,pp. : 3-15

Springer Publishing Company

Access to resources Recommend Favorite

Register Saturation in Instruction Level Parallelism

By Touati Sid-Ahmed-Ali  

International Journal of Parallel Programming, Vol. 33, Iss. 4, 2005-08 ,pp. : 393-449

Springer Publishing Company

Access to resources Recommend Favorite

Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting

By Ceng Jianjiang   Sheng Weihua   Hohenauer Manuel   Leupers Rainer   Ascheid Gerd   Meyr Heinrich   Braun Gunnar  

Journal of VLSI Signal Processing, Vol. 43, Iss. 2-3, 2006-06 ,pp. : 235-246

Springer Publishing Company

Access to resources Recommend Favorite

Characterising the performance of cache-aware placement of virtual machines on a multi-core architecture

By Emeneker Wesley   Apon Amy  

International Journal of Ad Hoc and Ubiquitous Computing, Vol. 10, Iss. 2, 2012-07 ,pp. : 84-95

Inderscience Publishers

Access to resources Recommend Favorite

Parallel Queue Processor Architecture Based on Produced Order Computation Model

By Sowa Masahiro   Abderazek Ben   Yoshinaga Tsutomu  

The Journal of Supercomputing, Vol. 32, Iss. 3, 2005-06 ,pp. : 217-229

Springer Publishing Company

Access to resources Recommend Favorite