A 90-nm CMOS, 8-bit pipeline ADC with 60-MHz bandwidth and 125-MS/s or 250-MS/s sampling frequency

Author： Malcovati Piero   Picolli Luca   Crespi Lorenzo   Chaahoub Faouzi   Baschirotto Andrea  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.64, Iss.2, 2010-08, pp. : 159-172

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A 0.23 pJ 11.05-bit ENOB 125-MS/s pipelined ADC in a 0.18 μm CMOS process

By Yong Wang   Jianyun Zhang   Rui Yin   Yuhang Zhao   Wei Zhang  

Journal of Semiconductors, Vol. 36, Iss. 5, 2015-05 ,pp. : 55013-55017

IOP Publishing

Access to resources Recommend Favorite

A single-channel 10-bit 160 MS/s SAR ADC in 65 nm CMOS

By Yuxiao Lu   Lu Sun   Zhe Li   Jianjun Zhou  

Journal of Semiconductors, Vol. 35, Iss. 4, 2014-04 ,pp. : 45009-45016

IOP Publishing

Access to resources Recommend Favorite

A 14-bit 80 MS/s CMOS ADC with 84.8 dB SFDR and 72 dB SNDR

By Hua Cai   Ping Li   Yuanjun Cen   Zhiyong Zhu  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 25012-25017

IOP Publishing

Access to resources Recommend Favorite

A 14-bit 100-MS/s CMOS pipelined ADC featuring 83.5-dB SFDR

By Nan Zhao   Qi Wei   Huazhong Yang   Hui Wang  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 95009-95016

IOP Publishing

Access to resources Recommend Favorite

A low power 11-bit 100 MS/s SAR ADC IP

By  

Journal of Semiconductors, Vol. 36, Iss. 2, 2015-02 ,pp. : 25003-25007

IOP Publishing

Access to resources Recommend Favorite