A 5 GHz 90-nm CMOS all digital phase-locked loop

Author: Lu Ping   Sjöland Henrik  

Publisher: Springer Publishing Company

ISSN: 0925-1030

Source: Analog Integrated Circuits and Signal Processing, Vol.66, Iss.1, 2011-01, pp. : 49-59

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract