Thermal-aware test scheduling using network-on-chip under multiple clock rates

Author： Salamy Hassan   Harmanani Haidar M.  

Publisher： Taylor & Francis Ltd

ISSN： 1362-3060

Source： International Journal of Electronics, Vol.100, Iss.3, 2013-03, pp. : 408-424

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Note on System-on-Chip Test Scheduling Formulation

By Koranne Sandeep  

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 309-313

Springer Publishing Company

Access to resources Recommend Favorite

Test chip and substrate design for flip chip microelectronic package thermal measurements

By Goh Teck Joo   Chiu Chia-Pin   Seetharamu K.N.   Quadir G.A.   Zainal Z.A.  

Microelectronics International, Vol. 23, Iss. 2, 2006-05 ,pp. : 3-10

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

By Furhad Hasan   Haque Mohammad   Kim Cheol-Hong   Kim Jong-Myon  

Wireless Personal Communications, Vol. 73, Iss. 4, 2013-12 ,pp. : 1403-1419

Springer Publishing Company

Access to resources Recommend Favorite

Multiple-Constraint Driven System-on-Chip Test Time Optimization

By Pouget Julien  

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 599-611

Springer Publishing Company

Access to resources Recommend Favorite

Traffic-Aware Density-Based Sleep Scheduling and Energy Modeling for Two Dimensional Gaussian Distributed Wireless Sensor Network

By Singh Buddha  

Wireless Personal Communications, Vol. 70, Iss. 4, 2013-06 ,pp. : 1373-1396

Springer Publishing Company

Access to resources Recommend Favorite