A variability tolerant system-on-chip ready nano-CMOS analogue-to-digital converter

By Ghai D.   Mohanty S. P.   Kougianos E.  

International Journal of Electronics, Vol. 97, Iss. 4, 2010-04 ,pp. : 421-440

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design metrics for gate oxide leakage characterisation in nano-CMOS transistors

By Kougianos E.  

International Journal of Electronics, Vol. 95, Iss. 5, 2008-01 ,pp. : 411-423

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Design for Testability Scheme for CMOS LC-Tank Voltage Controlled Oscillators

By Dermentzoglou L.  

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 133-142

Springer Publishing Company

Access to resources Recommend Favorite

New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology

By Ymeri H.   Nauwelaers B.   Maex K.   Roest D. De  

Microelectronics International, Vol. 20, Iss. 3, 2003-12 ,pp. : 41-44

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Thermal Testing of Analogue Integrated Circuits: A Case Study

By Altet J.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 353-357

Springer Publishing Company

Access to resources Recommend Favorite