Related content

Multi-bit Delta-Sigma Modulator Using a Modified DWA Algorithm

By Kuo C-H.  

Analog Integrated Circuits and Signal Processing, Vol. 33, Iss. 3, 2002-12 ,pp. : 289-300

Springer Publishing Company

Access to resources Recommend Favorite

A Second Order Multi-Bit Sigma Delta Modulator with Single-Bit Feedback

By Li B.  

Analog Integrated Circuits and Signal Processing, Vol. 38, Iss. 1, 2004-01 ,pp. : 63-72

Springer Publishing Company

Access to resources Recommend Favorite

Multi-bit Sigma-Delta TDC Architecture with Improved Linearity

By Uemori Satoshi   Ishii Masamichi   Kobayashi Haruo   Hirabayashi Daiki   Arakawa Yuta   Doi Yuta   Kobayashi Osamu   Matsuura Tatsuji   Niitsu Kiichi   Yano Yuji   Gake Tatsuhiro   Yamaguchi Takahiro   Takai Nobukazu  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 879-892

Springer Publishing Company

Access to resources Recommend Favorite

Multi-bit upset aware hybrid error-correction for cache in embedded processors

By Jiaqi Dong   Keni Qiu   Weigong Zhang   Jing Wang   Zhenzhen Wang   Lihua Ding  

Journal of Semiconductors, Vol. 36, Iss. 11, 2015-11 ,pp. : 114006-114010

IOP Publishing

Access to resources Recommend Favorite

Design of 2D FIR and IIR Digital Filters with Canonical Signed Digit Coefficients Using Singular Value Decomposition and Genetic Algorithms

By Williams T.  

Circuits, Systems, and Signal Processing, Vol. 26, Iss. 1, 2007-02 ,pp. : 69-89

Springer Publishing Company

Access to resources Recommend Favorite