Related content

Modeling of ∆IBL due to random telegraph noise with considering bit-line interference in NAND flash memory

By  

Semiconductor Science and Technology, Vol. 29, Iss. 12, 2014-12 ,pp. : 125013-125017

IOP Publishing

Access to resources Recommend Favorite

A novel sourceline voltage compensation circuit for embedded NOR flash memory

By Shengbo Zhang   Guangjun Yang   Jian Hu   Jun Xiao  

Journal of Semiconductors, Vol. 35, Iss. 7, 2014-07 ,pp. : 75007-75011

IOP Publishing

Access to resources Recommend Favorite

A novel multi-cell lateral insulated gate bipolar transistor in the DELDI technology

By Qin Zuxin   Narayanan E. M. Sankara  

International Journal of Electronics, Vol. 86, Iss. 10, 1999-10 ,pp. : 1169-1178

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design of a high performance memory using a novel architecture of double bit CAM and SRAM

By Kayal D.   Dandapat A.   Sarkar C.K.  

International Journal of Electronics, Vol. 99, Iss. 12, 2012-12 ,pp. : 1691-1702

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS

By Sundström Timmy  

Analog Integrated Circuits and Signal Processing, Vol. 64, Iss. 3, 2010-09 ,pp. : 215-222

Springer Publishing Company

Access to resources Recommend Favorite