A power-efficient 10-bit 40-MS/s sub-sampling pipelined CMOS analog-to-digital converter

By Shu Guanghua  

Analog Integrated Circuits and Signal Processing, Vol. 67, Iss. 1, 2011-04 ,pp. : 95-102

Springer Publishing Company

Access to resources Recommend Favorite

A 3.5-GHz, low voltage, current draining folded mixer in 0.18- µ m CMOS technology

By Ramiah Harikrishnan   Zulkifli Tun Zainal Azni  

Microelectronics International, Vol. 24, Iss. 3, 2007-07 ,pp. : 34-41

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A power-efficient 12-bit analog-to-digital converter with a novel constant-resistance CMOS input sampling switch

By Xin Jing   Yiqi Zhuang   Hualian Tang   Li Dai   Yongqian Du   Li Zhang   Hongbo Duan  

Journal of Semiconductors, Vol. 35, Iss. 2, 2014-02 ,pp. : 25002-25011

IOP Publishing

Access to resources Recommend Favorite

Fully-Depleted SOI CMOS Technology for Low-Voltage Low-Power Mixed Digital/Analog/Microwave Circuits

By Flandre D.  

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 3, 1999-12 ,pp. : 213-228

Springer Publishing Company

Access to resources Recommend Favorite

An Integrated Digital CMOS Time-to-Digital Converter with Sub-Gate-Delay Resolution

By Ma¨ntyniemi A.  

Analog Integrated Circuits and Signal Processing, Vol. 22, Iss. 1, 2000-01 ,pp. : 61-70

Springer Publishing Company

Access to resources Recommend Favorite