Low temperature operation of graded-channel SOI nMOSFETs for analog applications

Publisher： Edp Sciences

E-ISSN： 1764-7177|12|3|23-26

ISSN： 1155-4339

Source： Le Journal de Physique IV, Vol.12, Iss.3, 2002-05, pp. : 23-26

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Low temperature operation of 0.13 $\mu$m Partially-Depleted SOI nMOSFETs with floating body

By  

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 31-34

Edp Sciences

Access to resources Recommend Favorite

Cryogenic operation of sub-30 nm nMOSFETs: Impact of device architecture

By  

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 45-49

Edp Sciences

Access to resources Recommend Favorite

Cryogenic operation of heavy ion implanted N- and P-channel MOSFETs

By  

Le Journal de Physique IV, Vol. 08, Iss. PR3, 1998-06 ,pp. : Pr3-37-Pr3-40

Edp Sciences

Access to resources Recommend Favorite

Measurement and Modeling of the n-channel and p-channel MOSFET's Inversion Layer Mobility at Room and Low Temperature Operation

By  

Le Journal de Physique IV, Vol. 06, Iss. C3, 1996-04 ,pp. : C3-43-C3-47

Edp Sciences

Access to resources Recommend Favorite

The impact of an external body-bias on the hot-carrier degradation of Partially Depleted SOI N-MOSFETs at cryogenic temperatures

By  

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 11-14

Edp Sciences

Access to resources Recommend Favorite