MAXIMUM OPERATING VOLTAGE LIMITATIONS DUE TO PARASITIC BIPOLAR ACTION IN VLSI CMOS

E-ISSN： 0449-1947|49|C4|C4-387-C4-390

ISSN： 0449-1947

Source： Le Journal de Physique Colloques, Vol.49, Iss.C4, 1988-09, pp. : C4-387-C4-390

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

CIT 1 AND CIT 2, ADVANCED NON EPITAXIAL BIPOLAR/CMOS PROCESSES FOR ANALOG-DIGITAL VLSI

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-85-C4-88

Edp Sciences

Access to resources Recommend Favorite

Energy Efficient Bootstrapped CMOS Large RC-Load Driver Circuit for Ultra Low-Voltage VLSI

By Lu Chien-Yu Chuang Ching-Te

Journal of Low Power Electronics and Applications, Vol. 2, Iss. 4, 2012-12 ,pp. : 282-300

MDPI

Access to resources Recommend Favorite

MOS-DEGRADATION IN INPUT AND OUTPUT STAGES OF VLSI-CMOS-CIRCUITS DUE TO ELECTROSTATIC DISCHARGE

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-303-C4-306

Edp Sciences

Access to resources Recommend Favorite

LIMITATIONS ON n+/p+ SPACING DUE TO SHADOWING EFFECTS IN A 0.7µm RETROGRADE WELL CMOS PROCESS

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-553-C4-556

Edp Sciences

Access to resources Recommend Favorite

LATCH-UP FREE VLSI CMOS CIRCUITS CONSIDERING POWER-ON TRANSIENTS

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-49-C4-52

Edp Sciences

Access to resources Recommend Favorite