120V Low Side LDMOS Device with Sided Isolation of 0.35μm CMOS Compatible Process

Author： Deivasigamani Ravi  

Publisher： Edp Sciences

E-ISSN： 2261-236x|201|issue|02005-02005

ISSN： 2261-236x

Source： MATEC Web of conference, Vol.201, Iss.issue, 2018-09, pp. : 02005-02005

Access to resources Favorite

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Design of a Low on Resistance High Voltage (120V) Novel 3D NLDMOS with Side Isolation Based on 0.35um BCD Process Technology

By Yang Shao-Ming  

MATEC Web of conference, Vol. 201, Iss. issue, 2018-09 ,pp. : 02004-02004

Edp Sciences

Access to resources Recommend Favorite

An Innovated 80V-100V High-Side Side-Isolated N-LDMOS Device

By Yangi Shao Ming  

MATEC Web of conference, Vol. 201, Iss. issue, 2018-09 ,pp. : 02003-02003

Edp Sciences

Access to resources Recommend Favorite

Device for persons with low vision

By  

MATEC Web of conference, Vol. 184, Iss. issue, 2018-07 ,pp. : 02008-02008

Edp Sciences

Access to resources Recommend Favorite

Analysis of the threshing process in the interriffle space of the threshing device

By  

MATEC Web of conference, Vol. 224, Iss. issue, 2018-10 ,pp. : 05017-05017

Edp Sciences

Access to resources Recommend Favorite

A Low Cost Potentiostat Device For Monitoring Aqueous Solution

By  

MATEC Web of conference, Vol. 217, Iss. issue, 2018-10 ,pp. : 04001-04001

Edp Sciences

Access to resources Recommend Favorite