Multi-bits error detection and fast recovery in RISC cores

Author： Jing Wang   Xing Yang   Yuanfu Zhao   Weigong Zhang   Jiao Shen   Keni Qiu  

Publisher： IOP Publishing

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.36, Iss.11, 2015-11, pp. : 115009-115016

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

4-2 compressor of fast booth multiplier for high-speed RISC processor

By Yuan S. C.  

International Journal of Electronics, Vol. 94, Iss. 9, 2007-09 ,pp. : 869-875

Taylor & Francis Ltd

Access to resources Recommend Favorite

SERSim: a soft error rate simulator and a case study for a 32-bit OpenRisc 1200 microprocessor

By Ding Qian   Wang Yu   Wang Hui   Luo Rong   Yang Huazhong  

International Journal of Electronics, Vol. 97, Iss. 4, 2010-04 ,pp. : 441-455

Taylor & Francis Ltd

Access to resources Recommend Favorite

False Error Vulnerability Study of On-line Soft Error Detection Mechanisms

By Reddy Kiran  

Journal of Electronic Testing, Vol. 26, Iss. 3, 2010-06 ,pp. : 323-335

Springer Publishing Company

Access to resources Recommend Favorite

Error correction and error detection techniques for wireless ATM systems

By Aikawa S.   Motoyama Y.   Umehira M.  

Wireless Networks, Vol. 3, Iss. 4, 1997-01 ,pp. : 285-290

Springer Publishing Company

Access to resources Recommend Favorite

Activity Detection in a Multi-User Environment

By Mitra U.   Poor H.V.  

Wireless Personal Communications, Vol. 3, Iss. 1-2, 1996-01 ,pp. : 149-174

Springer Publishing Company

Access to resources Recommend Favorite