New virtual substrate concept for vertical MOS transistors

Author： Kasper E.   Lyutovich K.   Bauer M.   Oehme M.  

Publisher： Elsevier

ISSN： 0040-6090

Source： Thin Solid Films, Vol.336, Iss.1, 1998-12, pp. : 319-322

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Vertical MOS-gated pin-diodes: MOS-gated tunneling transistors in Si(100) and Si(111)

By Schulze J.   Fink C.   Sulima T.   Eisele I.   Hansch W.  

Thin Solid Films, Vol. 380, Iss. 1, 2000-12 ,pp. : 154-157

Elsevier

Access to resources Recommend Favorite

Optical and electrical characterization of SiGe layers for vertical sub-100 nm MOS transistors

By Zhang X.   Unelind P.   Kleverman M.   Olajos J.  

Thin Solid Films, Vol. 336, Iss. 1, 1998-12 ,pp. : 323-325

Elsevier

Access to resources Recommend Favorite

Performance Potential and Limit of MoS2 Transistors

By  

ADVANCED MATERIALS, Vol. 27, Iss. 9, 2015-03 ,pp. : 1547-1552

John Wiley & Sons Inc

Access to resources Recommend Favorite

A vertical MOS-gated Esaki tunneling transistor in silicon

By Hansch W.   Fink C.   Schulze J.   Eisele I.  

Thin Solid Films, Vol. 369, Iss. 1, 2000-07 ,pp. : 387-389

Elsevier

Access to resources Recommend Favorite

An analytical study of substrate current in submicron MOS devices

By Vaidyanaath G. G.   Singh A.  

The European Physical Journal B - Condensed Matter, Vol. 42, Iss. 1, 2004-11 ,pp. : 113-117

Springer Publishing Company

Access to resources Recommend Favorite