Vertical MOS-gated pin-diodes: MOS-gated tunneling transistors in Si(100) and Si(111)

Author： Schulze J.   Fink C.   Sulima T.   Eisele I.   Hansch W.  

Publisher： Elsevier

ISSN： 0040-6090

Source： Thin Solid Films, Vol.380, Iss.1, 2000-12, pp. : 154-157

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A vertical MOS-gated Esaki tunneling transistor in silicon

By Hansch W.   Fink C.   Schulze J.   Eisele I.  

Thin Solid Films, Vol. 369, Iss. 1, 2000-07 ,pp. : 387-389

Elsevier

Access to resources Recommend Favorite

Optical and electrical characterization of SiGe layers for vertical sub-100 nm MOS transistors

By Zhang X.   Unelind P.   Kleverman M.   Olajos J.  

Thin Solid Films, Vol. 336, Iss. 1, 1998-12 ,pp. : 323-325

Elsevier

Access to resources Recommend Favorite

Interface Engineering for High‐Performance Top‐Gated MoS2 Field‐Effect Transistors

By  

ADVANCED MATERIALS, Vol. 26, Iss. 36, 2014-09 ,pp. : 6255-6261

John Wiley & Sons Inc

Access to resources Recommend Favorite

Selectively grown vertical Si MOS transistor with reduced overlap capacitances

By Klaes D.   Moers J.   Tonnesmann A.   Wickenhauser S.   Vescan L.   Marso M.   Grabolla T.   Grimm M.   Luth H.  

Thin Solid Films, Vol. 336, Iss. 1, 1998-12 ,pp. : 306-308

Elsevier

Access to resources Recommend Favorite

New virtual substrate concept for vertical MOS transistors

By Kasper E.   Lyutovich K.   Bauer M.   Oehme M.  

Thin Solid Films, Vol. 336, Iss. 1, 1998-12 ,pp. : 319-322

Elsevier

Access to resources Recommend Favorite