Overview and outlook of through-silicon via (TSV) and 3D integrations

By Lau John H.  

Microelectronics International, Vol. 28, Iss. 2, 2011-05 ,pp. : 8-22

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Electrical properties of Si/SiO 2 /Si structures produced by direct bonding of pre-oxidized silicon wafers

By Fedotov A.   Saad A.M.H.   Enisherlova K.   Mazanik A.   Gorachev B.G.   Temper E.M.  

Microelectronic Engineering, Vol. 66, Iss. 1, 2003-04 ,pp. : 522-529

Elsevier

Access to resources Recommend Favorite

Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV)

By Kumar P.  

Journal of Electronic Materials, Vol. 41, Iss. 2, 2012-02 ,pp. : 322-335

Springer Publishing Company

Access to resources Recommend Favorite

Microstructure Evolution and Defect Formation in Cu Through-Silicon Vias (TSVs) During Thermal Annealing

By Shin Hae-A-Seul  

Journal of Electronic Materials, Vol. 41, Iss. 4, 2012-04 ,pp. : 712-719

Springer Publishing Company

Access to resources Recommend Favorite

3D system-in-package design using stacked silicon submount technology

By Santagata Fabio   Sokolovskij Robert   Wei Jia   Yuan Cadmus   Santagata Fabio  

Microelectronics International, Vol. 32, Iss. 2, 2015-05 ,pp. : 63-72

Emerald Group Publishing Ltd

Access to resources Recommend Favorite