Author： Chen C-S.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.13, Iss.1, 1998-08, pp. : 19-27
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Access to resources
Recommend
Low-power sequential circuit design using T flip-flops
International Journal of Electronics, Vol. 88, Iss. 6, 2001-06 ,pp. :
A partial scan design unifying structural analysis and testabilities
By Park Sungju
International Journal of Electronics, Vol. 88, Iss. 12, 2001-12 ,pp. :
Partial Scan Testing on the Register-Transfer Level
By Greene B.S.
Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. :
Power-Driven Routing-Constrained Scan Chain Design
By Bonhomme Y.
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :