A Biased Random Instruction Generation Environment for Architectural Verification of Pipelined Processors

By Chang T-C.  

Journal of Electronic Testing, Vol. 16, Iss. 1-2, 2000-02 ,pp. : 13-27

Springer Publishing Company

Access to resources Recommend Favorite

Hardware Generation of Random Single Input Change Test Sequences

By David R.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 145-157

Springer Publishing Company

Access to resources Recommend Favorite

Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations

By Raik J.   Ubar R.  

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 213-226

Springer Publishing Company

Access to resources Recommend Favorite

A Behavior Model for Next Generation Test Systems

By Shombert L.A.  

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 299-314

Springer Publishing Company

Access to resources Recommend Favorite

Improve the Quality of Per-Test Fault Diagnosis Using Output Information

By Liu Chunsheng  

Journal of Electronic Testing, Vol. 23, Iss. 1, 2007-02 ,pp. : 11-24

Springer Publishing Company

Access to resources Recommend Favorite