Author： Manich S.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.16, Iss.3, 2000-06, pp. : 193-202
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A Low Power Pseudo-Random BIST Technique
Journal of Electronic Testing, Vol. 19, Iss. 6, 2003-01 ,pp. :
Access to resources
Recommend
Minimized Power Consumption for Scan-Based BIST
Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. :
Low Cost BIST for Static and Dynamic Testing of ADCs
Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. :
Scalable Delay Fault BIST for Use with Low-Cost ATE
By Polian Ilia
Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. :