Author： Vranken H.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.18, Iss.2, 2002-04, pp. : 129-143
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Synchronous Full-Scan for Asynchronous Handshake Circuits
By te Beest F.
Journal of Electronic Testing, Vol. 19, Iss. 4, 2003-08 ,pp. :
Access to resources
Recommend
Scan Latch Design for Test Applications
Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. :
Test Cycle Count Reduction in a Parallel Scan BIST Environment
By Ayari B.
Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. :
Scan Test Strategy for Asynchronous-Synchronous Interfaces
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :
Reusing Scan Chains for Test Pattern Decompression
By Dorsch R.
Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. :