A Hierarchical Test Generation Approach Using Program Slicing Techniques on Hardware Description Languages

By Vedula V.M.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 149-160

Springer Publishing Company

Access to resources Recommend Favorite

Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption

By Inoue M.  

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 55-62

Springer Publishing Company

Access to resources Recommend Favorite

Fast Anti-Random (FAR) Test Generation to Improve the Quality of Behavioral Model Verification

By Chen T.  

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 583-594

Springer Publishing Company

Access to resources Recommend Favorite

Second generation current conveyors with enhanced input resistance

By Alami Mustapha   Fabre Alain   Bouhdada Amar  

International Journal of Electronics, Vol. 86, Iss. 4, 1999-04 ,pp. : 405-412

Taylor & Francis Ltd

Access to resources Recommend Favorite

Modeling Fault Coverage of Random Test Patterns

By Cui H.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 271-284

Springer Publishing Company

Access to resources Recommend Favorite