Structural Fault Based Specification Reduction for Testing Analog Circuits

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.6, 2002-12, pp. : 571-581

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A novel method for fault diagnosis of analog circuits based on WP and GPNN

By Yanghong Tan Yigang He

International Journal of Electronics, Vol. 95, Iss. 5, 2008-01 ,pp. : 431-439

Taylor & Francis Ltd

Access to resources Recommend Favorite

Fault Diagnosis for Linear Analog Circuits

By Lin J.W.

Journal of Electronic Testing, Vol. 17, Iss. 6, 2001-12 ,pp. : 483-494

Springer Publishing Company

Access to resources Recommend Favorite

Structural Fault Modeling and Fault Detection Through Neyman–Pearson Decision Criteria for Analog Integrated Circuits

By Zjajo Amir Pineda de Gyvez Jose Gronthoud Guido

Journal of Electronic Testing, Vol. 22, Iss. 4-6, 2006-12 ,pp. : 399-409

Springer Publishing Company

Access to resources Recommend Favorite

Multi-VDD Testing for Analog Circuits

By Gyvez José

Journal of Electronic Testing, Vol. 21, Iss. 3, 2005-06 ,pp. : 311-322

Springer Publishing Company

Access to resources Recommend Favorite

Fault Simulation for Analog Circuits Under Parameter Variations

By Khouas A.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 269-278

Springer Publishing Company

Access to resources Recommend Favorite