On Concurrent Test of Core-Based SOC Design

By Huang Y.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 401-414

Springer Publishing Company

Access to resources Recommend Favorite

A Graph-Based Approach to Power-Constrained SOC Test Scheduling

By Su Chih-Pin   Wu Cheng-Wen  

Journal of Electronic Testing, Vol. 20, Iss. 1, 2004-02 ,pp. : 45-60

Springer Publishing Company

Access to resources Recommend Favorite

Guest Editorial: Test and Verification Challenges for Future Microprocessors and SoC Designs

By Ray Sandip   Bhadra Jay   Abadir Magdy   Wang Li-C  

Journal of Electronic Testing, Vol. 29, Iss. 5, 2013-10 ,pp. : 621-623

Springer Publishing Company

Access to resources Recommend Favorite

Practical Integrated Design Strategies for Opaque and All-Optical DWDM Networks: Optimization Models and Solution Procedures

By Birkan Giray  

Telecommunication Systems, Vol. 31, Iss. 1, 2006-01 ,pp. : 61-83

Springer Publishing Company

Access to resources Recommend Favorite

LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects

By Sekar K.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 113-123

Springer Publishing Company

Access to resources Recommend Favorite