A Ring Architecture Strategy for BIST Test Pattern Generation

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.19, Iss.3, 2003-06, pp. : 223-231

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

On Using Twisted-Ring Counters for Test Set Embedding in BIST

By Swaminathan S.

Journal of Electronic Testing, Vol. 17, Iss. 6, 2001-12 ,pp. : 529-542

Springer Publishing Company

Access to resources Recommend Favorite

An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L. Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite

Automatic Test Pattern Generation for Resistive Bridging Faults

By Engelke Piet

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 61-69

Springer Publishing Company

Access to resources Recommend Favorite

A low power test pattern generation for built-in self-test based circuits

By Ye Bo

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite

Distributed BIST Architecture to Combat Delay Faults

By Savir J.

Journal of Electronic Testing, Vol. 16, Iss. 4, 2000-08 ,pp. : 369-380

Springer Publishing Company

Access to resources Recommend Favorite