On-Line Techniques for Error Detection and Correction in Processor Registers with Cross-Parity Check

Author： Pflanz M.  

Publisher： Springer Publishing Company

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.19, Iss.5, 2003-10, pp. : 501-510

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Error correction and error detection techniques for wireless ATM systems

By Aikawa S.   Motoyama Y.   Umehira M.  

Wireless Networks, Vol. 3, Iss. 4, 1997-01 ,pp. : 285-290

Springer Publishing Company

Access to resources Recommend Favorite

False Error Vulnerability Study of On-line Soft Error Detection Mechanisms

By Reddy Kiran  

Journal of Electronic Testing, Vol. 26, Iss. 3, 2010-06 ,pp. : 323-335

Springer Publishing Company

Access to resources Recommend Favorite

On-Line Error Detection for Bit-Serial Multipliers in GF(2m)

By Fenn S.  

Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. : 29-40

Springer Publishing Company

Access to resources Recommend Favorite

Error Detection Enhancement in COTS Superscalar Processors with Performance Monitoring Features: On-line Testing (Guest Editors: Cecilia Metra and Matteo Sonza Reorda)

By Rajabzadeh Amir  

Journal of Electronic Testing, Vol. 20, Iss. 5, 2004-10 ,pp. : 553-567

Springer Publishing Company

Access to resources Recommend Favorite

Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes

By Wang Zhen  

Journal of Electronic Testing, Vol. 26, Iss. 5, 2010-10 ,pp. : 559-580

Springer Publishing Company

Access to resources Recommend Favorite