Author： Sheth Amit M.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.20, Iss.2, 2004-04, pp. : 213-216
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Enhanced Reduced Pin-Count Test for Full-Scan Design
By Vranken H.
Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. :
Access to resources
Recommend
Scan Test Strategy for Asynchronous-Synchronous Interfaces
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :
Reusing Scan Chains for Test Pattern Decompression
By Dorsch R.
Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. :
Power-Driven Routing-Constrained Scan Chain Design
By Bonhomme Y.
Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. :