Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation

Author: Navabi Zainalabedin  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.20, Iss.6, 2004-12, pp. : 575-589

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract