Area Minimization of Exclusive-OR Intensive Circuits in FPGAs

Author: Ko Seok-Bum  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.20, Iss.6, 2004-12, pp. : 661-665

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract