Embedded Checker Architectures for Cyclic and Low-Cost Arithmetic Codes

By Stroele A.P.  

Journal of Electronic Testing, Vol. 16, Iss. 4, 2000-08 ,pp. : 355-367

Springer Publishing Company

Access to resources Recommend Favorite

Single Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures

By Favalli M.  

Journal of Electronic Testing, Vol. 18, Iss. 3, 2002-06 ,pp. : 273-283

Springer Publishing Company

Access to resources Recommend Favorite

Improved Biquad Structures Using Double-Output Transconductance Blocks for Tunable Continuous-Time Filters

By Prodanov V.I.   Green M.M.  

Analog Integrated Circuits and Signal Processing, Vol. 13, Iss. 3, 1997-01 ,pp. : 233-240

Springer Publishing Company

Access to resources Recommend Favorite

Design methodology for systematic derivation of fault-tolerant processor array architectures

By Soudris D.   Poechmueller P.   Kyriakis-Bitzaros E. D.   Birbas M.   Goutis C.   Thanailakis A.  

International Journal of Electronics, Vol. 84, Iss. 6, 1998-06 ,pp. : 615-624

Taylor & Francis Ltd

Access to resources Recommend Favorite

Output SNR Improvement in Array Processing Architectures of WCDMA Systems by Low Side Lobe Beamforming

By Khanna Rajesh   Saxena Rajiv  

Wireless Personal Communications, Vol. 40, Iss. 2, 2007-01 ,pp. : 205-214

Springer Publishing Company

Access to resources Recommend Favorite