Optimization of Test/Diagnosis/Rework Location(s) and Characteristics in Electronic System Assembly

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.22, Iss.1, 2006-02, pp. : 49-60

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Built-in Self-test and Diagnosis Strategy for Chemically Assembled Electronic Nanotechnology

By Brown Jason

Journal of Electronic Testing, Vol. 23, Iss. 2-3, 2007-06 ,pp. : 131-144

Springer Publishing Company

Access to resources Recommend Favorite

Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

By Iyengar V.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 213-230

Springer Publishing Company

Access to resources Recommend Favorite

Multiple-Constraint Driven System-on-Chip Test Time Optimization

By Pouget Julien

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 599-611

Springer Publishing Company

Access to resources Recommend Favorite

Anisotropic conducting adhesives for electronic assembly

By Whalley David C Mannan Samjid H Williams David J

Microelectronics International, Vol. 16, Iss. 2, 1999-02 ,pp. : 44-48

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

SPT + -IGBT characteristics and optimization

By Weili Chu Yangjun Zhu Jie Zhang Aibin Hu

Journal of Semiconductors, Vol. 34, Iss. 1, 2013-01 ,pp. : 14005-14008

IOP Publishing

Access to resources Recommend Favorite