A First Step for an INL Spectral-Based BIST: The Memory Optimization

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.22, Iss.4-6, 2006-12, pp. : 351-357

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Optimization of Test Power and Data Volume in BIST Scheme Based on Scan Slice Overlapping

By Zhou Bin

Journal of Electronic Testing, Vol. 27, Iss. 1, 2011-02 ,pp. : 43-56

Springer Publishing Company

Access to resources Recommend Favorite

Efficiency of Spectral-Based ADC Test Flows to Detect Static Errors

By Bernard S. Comte M. Azaïs F. Bertrand Y. Renovell M.

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 257-267

Springer Publishing Company

Access to resources Recommend Favorite

BIST-Based Delay-Fault Testing in FPGAs

By Abramovici M.

Journal of Electronic Testing, Vol. 19, Iss. 5, 2003-10 ,pp. : 549-558

Springer Publishing Company

Access to resources Recommend Favorite

Minimized Power Consumption for Scan-Based BIST

By Gerstendörfer S.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 203-212

Springer Publishing Company

Access to resources Recommend Favorite

A Spectral-Based Analysis of Priority Channel Assignment Schemes in Mobile Cellular Communication Systems^*

By Pla Vicent Casares-Giner Vicente

International Journal of Wireless Information Networks, Vol. 12, Iss. 2, 2005-06 ,pp. : 87-99

Springer Publishing Company

Access to resources Recommend Favorite