Author： Nepal K.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.23, Iss.2-3, 2007-06, pp. : 255-266
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
Defect-tolerant Logic with Nanoscale Crossbar Circuits
By Hogg Tad
Journal of Electronic Testing, Vol. 23, Iss. 2-3, 2007-06 ,pp. :
Access to resources
Recommend
Scaling of i DDT Test Methods for Random Logic Circuits
By Chehab Ali
Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. :
Probabilistic modelling and simulation of nanoscale circuits
By Lu Xiaojun
International Journal of Electronics, Vol. 96, Iss. 6, 2009-06 ,pp. :
An Efficient Logic Equivalence Checker for Industrial Circuits
By Park J.
Journal of Electronic Testing, Vol. 16, Iss. 1-2, 2000-02 ,pp. :