Author: Guedon A. Woirgard E. Zardini C. Simon G.
Publisher: Elsevier
ISSN: 0026-2714
Source: Microelectronics Reliability, Vol.43, Iss.9, 2003-09, pp. : 1853-1858
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
FPGA-accelerated algorithm for the regular expression matching system
International Journal of Electronics, Vol. 102, Iss. 1, 2015-01 ,pp. :
Decentralized BIST Methodology for System Level Interconnects
By Su C.
Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. :