Analysis of the metastable behaviour of a BiCMOS SR latch

By Bahbouh Hussein T.   Khalil Ahmed H.   Salama Aly E.  

International Journal of Electronics, Vol. 87, Iss. 4, 2000-04 ,pp. : 425-435

Taylor & Francis Ltd

Access to resources Recommend Favorite

Performance evaluation of the low-voltage CML D-latch topology

By Alioto M.   Mita R.   Palumbo G.  

Integration, the VLSI Journal, Vol. 36, Iss. 4, 2003-11 ,pp. : 191-209

Elsevier

Access to resources Recommend Favorite

A 3 V Wideband CMOS Switched-Current A/D-Converter Suitable for Time-Interleaved Operation

By Jonsson B.E.  

Analog Integrated Circuits and Signal Processing, Vol. 23, Iss. 2, 2000-05 ,pp. : 127-139

Springer Publishing Company

Access to resources Recommend Favorite

Temperature dependence of latch-up effects in CMOS inverter induced by high power microwave

By Xinhai Yu   Changchun Chai   Xingrong Ren   Yintang Yang   Xiaowen Xi   Yang Liu  

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 84011-84016

IOP Publishing

Access to resources Recommend Favorite

A 0.5 V offset cancelled latch comparator in standard 0.18 μm CMOS process

By Mohammadi Khanghah Meysam   Sadeghipour Khosrov  

Analog Integrated Circuits and Signal Processing, Vol. 79, Iss. 1, 2014-04 ,pp. : 161-169

Springer Publishing Company

Access to resources Recommend Favorite